View DS1085LZ-5_5531059.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 21 051606 features user-programmable frequency synthesizer programmable from 4.1khz to 66mhz dual synchronous outputs 4.13mhz to 66mhz reference oscillator output 4.1khz to 66mhz main oscillator output single 3.0 to 3.6v supply three resolution options 2-wire serial interface 0.75% absolute accuracy nonvolatile (nv) fr equency settings no external timing components power-down mode ordering information pin assignment so (150mil) pin description out1 - main oscillator output out0 - reference oscillator output v cc - power-supply voltage gnd - ground ctrl1 - control pin for out1 ctrl0 - control pin for out0 sda - 2-wire serial data input/output scl - 2-wire serial clock device package step size oscillator output range DS1085LZ-5 150mil so 5khz 4.1khz to 66mhz ds1085lz-12 150mil so 12.5khz 4.1khz to 66mhz ds1085lz-25 150mil so 25khz 4.1khz to 66mhz description the ds1085l is a dual-output frequency synthesize r requiring no external timing components for operation. it can be used as a sta ndalone oscillator or as a dynamical ly programmed, proc essor-controlled peripheral device. an internal master oscillator can be programmed from 33mhz to 66mhz with three resolution options of 5khz, 12.5khz, and 25khz. a progra mmable 3-bit prescaler (divide-by-1, 2, 4, or 8) permits the generation of a reference oscillator out put (out0) from the master, ranging from 4.13mhz to 66mhz. a second independent prescale r and a 1-to-1025 divider allow the generation of a main oscillator output (out1) from 4.1khz to 66mhz. the two outputs, although synchronous with the master, can be independently programmed. the combin ation of programmable master osci llator, prescalers, and dividers allows the generation of thousands of user-specified frequencies. all master os cillator, prescaler, and divider settings are stored in nv (eeprom) memory, providing a default value on power-up that allows it to be used as a standalone oscillator. a 2-wire serial interface allows in-circuit, on-the-fly programming of the master oscillator, prescalers (p0 and p1), and divider (n). this allows dynamic frequency modification, if required, or, for fi xed-frequency applications, the ds1085l can be used with factory- or user-programmed values. ds1085l 3.3v econoscillator frequenc y synthesize r www.maxim-ic.com scl ctrl0 sd a ctrl1 out1 out0 v cc gnd 8 7 6 5 1 2 3 4 econoscillator is a trademark of dallas semiconductor.
ds1085l 2 of 21 external control inputs, ctrl1 and ctrl0, enable or disable the two oscillator outputs. both outputs feature a synchronous enable that ensures no output glitches when the output is enabled and a constant time interval (for a given frequency setting) from an enable signal to the first output transition. these inputs can also be configured to disable the master oscillator, puttin g the device into a low-power mode for power-sensitive applications. figure 1. ds1085l block diagram overview a block diagram of the ds1085l is shown in figure 1. the ds1085l consists of five major components: internal master oscillator (33mhz to 66mhz) master oscillator control dac prescalers (divide-by-1, 2, 4, or 8) programmable divider (divide-by-1 to 1025) control registers the internal master oscillator provides the reference clock (mclk), which is fed to the prescalers and programmable dividers. the frequency of the oscillator can be user-programmed over a two-to-one range in increments equal to the step size, by means of a 10-bit control dac. the master oscillator range is 33mhz to 66mhz, which is larger than the range possible with the 10-bit dac resolution and available step sizes. therefore, an additional register (offset) is provided that can be used to select the range of frequency over which the dac is used (see table 1). 0m0 0m1 1m0 1m1
ds1085l 3 of 21 table 1. device comparisons by part number part number step size (khz) dac span (mhz) offset size (mhz) DS1085LZ-5 5 5.12 2.56 ds1085lz-12 12.5 12.80 3.20 ds1085lz-25 25 25.60 3.20 for further description of use of the offset register see the register functions section. the master clock can be routed directly to the out puts (out0 and out1) or thr ough separate prescalers (p0 and p1). in the case of out1, an additional pr ogrammable divider (n) can be used to generate frequencies down to 4.1khz. the prescaler (p0) divides mclk by 1, 2, 4, or 8 be fore routing mclk to the reference output (out0) pin. the prescaler (p1) divides mclk by 1, 2, 4, or 8 befo re routing mclk to the programmable divider (n), and ultimately to the main output (out1) pin. the programmable divider (n) divides the prescaler out put (p1) by any number selected between two and 1025 (10 bits) to provide the main output (out1), or it can be bypassed altogether by use of the div1 register bit. the value of n is stored in the div register. the control registers are user-programmable through a 2-wire serial interface to determine operating frequency (values of dac, offset, p0, p1, and n) and modes of operati on. once programmed, the register settings are nonvolatile and only need reprog ramming if it is desired to reconfigure the device. pin descriptions pin name function 1 out1 this main oscillator output frequency is determined by the control register settings for the oscillator (dac and offset), prescaler p1 (mode bits 1m0 and 1m1), and divider n (div). 2 out0 the reference output is taken from the output of the reference select mux. its frequency is determined by the control register settings for prescaler p0 (mode bits 0m0 and 0m1) (see table 2). 3 vcc power supply 4 gnd ground 5 ctrl0 a multifunction control input pin that can be programmed to function as a mux select, ouput enable, and/or a power-down. its function is determined by the user-programmabl e control register values of en0, sel0, and pdn0 (see table 2). 6 ctrl1 a multifunction control input pin that can be programmed to function as an output enable and/or a power-down. its function is determined by the user-programmable control register value of pdn1 (see table 3). 7 sda i/o pin for the 2-wire serial interface used for data transfer. 8 scl input pin for the 2-wire serial in terface used to synchronize data movement over the serial interface.
ds1085l 4 of 21 table 2. device mode using out0 en0 (bit) sel0 (bit) pdn0 (bit) ctrl0 (pin) out0 (pin) ctrl0 function device mode 1 high-z power-down*** 0 0 0 0 high-z power-down* active 1 mclk/m 0 1 0 0 mclk mux select active 1 high-z 1 0 0 0 mclk output enable active 1 high-z 1 1 0 0 mclk/m output enable active** 1 high-z power-down x 0 1 0 mclk power-down active 1 high-z power-down x 1 1 0 mclk/m power-down active * this mode is for applications where out0 is not used, but ctrl0 is used as a device shutdown. ** factory default setting. ***see standby (power-down) current spec ification for power-down current range. table 3. device mode using out1 pdn1 (bit) ctrl1 (pin) ctrl1 function out1 (pin) device mode 0 0 out clk 0 1 output enable high-z active* 1 0 out clk active 1 1 power-down high-z power-down *factory default setting note: both ctrl0 and ctrl1 can be configured as powe r-downs. they are internally ?or? connected so either of the control pins can be used to provide a power-down function for the whole device, subject to appropriate settings of the pdn0 and pdn1 register bits (see table 4). table 4. shutdown contro l with pdn0 and pdn1 pdn0 (bit) pdn1 (bit) shutdown control 0 0 none 0 1 ctrl1 1 0 ctrl0 1 1 ctrl1 or ctrl0
ds1085l 5 of 21 register functions the user-programmable registers can be used to determine the mode of operation (mux), operating frequency (dac, offset, div), and bus settings (addr). the functions of the registers are described in this section, but the details of how these regist ers are programmed can be found in a later section. the register settings are nonvolatile, with the values being stored automatically or as required in eeprom when the registers are programmed through the sda and scl pins. dac word (address 08h) msb lsb msb lsb d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 x x x x x x first data byte second data byte x = don?t care. the dac word (d0?d9) controls the frequency of the ma ster oscillator. the resolution of this register depends on the step size of the device. the absolute frequency of the device also depends on the value of the offset register (see tables 5 and 6). table 5. device default settings DS1085LZ-5 ds1085lz-12 ds1085lz-25 frequency dac offset frequency dac offset frequency dac offset 48.58mhz 500 os 52.3mhz 600 os 50.9mhz 500 os for any given value of offset the master oscillator frequency can be derived as follows: frequency = min frequency + dac x step size where: min frequency is the lowest frequency s hown in table 6 for the corresponding offset. dac is the value of the dac register (0?1023). step size is the step size of the device (5khz, 12.5khz, or 25khz). os is the decimal, integer value of the 5 msbs of the range register. offset byte (address 0eh) msb lsb x x x o4 o3 o2 o1 o0 x = don?t care. the offset byte (o0?o4) determines the range of frequencies that can be obtained within the absolute minimum and maximum range of the oscillator. correct operation of the device is not guaranteed for values of offset not shown in table 6.
ds1085l 6 of 21 table 6. frequency vs. offset DS1085LZ-5 ds1085lz-12 ds1085lz-25 offset frequency range frequency range frequency range os - 10 ? ? ? os - 9 ? ? ? os - 8 ? ? ? os - 7 ? ? ? os - 6 30.7 to 35.8 25.6 to 38.4 19.2 to 44.8 os - 5 33.3 to 38.4 28.8 to 41.6 22.4 to 48.0 os - 4 35.8 to 41.0 32.0 to 44.8 25.6 to 51.2 os - 3 38.4 to 43.5 35.2 to 48.0 28.8 to 54.4 os - 2 41.0 to 46.1 38.4 to 51.2 32.0 to 57.6 os - 1 43.5 to 48.6 41.6 to 54.4 35.2 to 60.8 os* 46.1 to 51.2 44.8 to 57.6 38.4 to 64.0 os + 1 48.6 to 53.8 48.0 to 60.8 41.6 to 67.2 os + 2 51.2 to 56.3 51.2 to 64.0 44.8 to 70.4 os + 3 53.8 to 58.9 54.4 to 67.2 48.0 to 73.6 os + 4 56.3 to 61.4 57.6 to 70.4 51.2 to 76.8 os + 5 58.9 to 64.0 60.8 to 73.6 54.4 to 80.0 os + 6 61.4 to 66.6 64.0 to 76.8 57.6 to 83.2 *os is the offset default setting. os is the inte ger value of the five ms bs of range register. these ranges include values outside the oscillator r ange of 33mhz to 66mhz. when using these ranges, values of dac must be chosen to keep the oscillato r within range. correct operation of the device is not guaranteed outside the range 33mhz to 66mhz. mux word (address 02h) the mux word controls several functions. its bits are organized as follows: msb lsb msb lsb name * pdn1 pdn0 sel0 en0 0m1 0m0 1m1 1m0 div1 ? ? ? ? ? ? default setting 0 0 0 1 1 0 0 0 0 0 x x xxxx * this bit must be set to zero. x = don?t care.
ds1085l 7 of 21 the functions of the individual bits are described in the following paragraphs. div1 (default setting = 0) this bit allows the output of the prescaler p1 to be routed directly to the out1 pin (div1 = 1). in this condition, the n divider is bypassed so the programmed value of n is ignored. if div1 = 0, the n divider functions normally. en0 (default setting = 1) if en0 = 1 and pdn0 = 0, the ctrl0 functions as an output enable for out0, the frequency of the output being determined by the sel0 bit. if pdn0 = 1, the en0 bit is ignored, ctrl0 functions as a power-down, and out0 is always enabled on power-up, its frequency deter mined by the sel0 bit. if en0 = 0, the function of ctrl0 is determined by the sel0 and pdn0 bits (see table 2). sel0 (default setting = 1) if sel0 = 1 and en0 = pdn0 = 0, the ctrl0 pin determines whether the prescaler is bypassed, controlling the output frequency. if ctrl0 = 0, the output frequency equals mclk. if ctrl0 = 1, the output frequency equals mclk/m. if either en0 or pdn0 = 1, the ctrl0 pin functions as an output enable or power-down and the sel0 bit determines whether the prescaler is bypassed, thus controlling the output frequency. if sel0 = 0, the output is mclk, the master clock frequency. if sel0 = 1, the output is the output fre quency of the m prescaler (see table 2). pdn0 (default setting = 0) if pdn0 = 1, the ctrl0 performs a power-down func tion, regardless of the setting of the other bits. if pdn0 = 0, the function of ctrl0 is determined by the values of en0 and sel0 (see table 2). 0m0, 0m1, 1m0, 1m1 (default setting = 0) these bits set the prescaler?s (p0 and p1) divi sor (m) to 1, 2, 4, or 8 (see table 7a and 7b).
ds1085l 8 of 21 table 7a. prescaler p0 divisor m settings 0m1 0m0 prescaler p0 divisor ?m? 0 0 1* 0 1 2 1 0 4 1 1 8 *factory default setting table 7b. prescaler p1 divisor m settings 1m1 1m0 prescaler p1 divisor ?m? 0 0 1* 0 1 2 1 0 4 1 1 8 *factory default setting note: when en0 = sel0 = pdn0 = 0, ctrl0 also functions as a power-down. this is a special case for situations when out0 is not used. under these conditions all the circuitry associated with out0 is powered down. out0 is powered down (see table 2). pdn1 (default setting = 0) if pdn1 = 1, ctrl1 functions as a power-down (see table 3). if pdn1 = 0, ctrl1 functions as an out put enable for out1 (see table 3). notes for output enable and power-down: 1) both enables are ?smart? and wait for th e output to be low before going high-z. 2) a power-down sequence first disables bot h outputs before powering down the device. 3) on power-up, the outputs are disabled un til the clock has stabilized (~8000 cycles). 4) in power-down mode the device cannot be programmed. 5) a power-down command must persist for at leas t two cycles of the lowest output frequency plus 10s. div word (n) (address 01h) msb lsb msb lsb n9 n8 n7 n6 n5 n4 n3 n2 n1 n0 x x x x x x first data byte second data byte x = don?t care.
ds1085l 9 of 21 n the div word sets the programmable divider. th ese 10 bits (n0?n9) determine the value of the programmable divider (n). the ra nge of divisor values is from two to 1025, and is equal to the programmed value of n plus 2 (see table 8). table 8. programmable divisor n values bit value divisor (n) 00000000 00xxxxxx 2* 00000000 01xxxxxx 3 ? ? ? ? ? ? ? ? 11111111 11xxxxxx 1025 * factory default setting addr byte (address 0dh) msb lsb name ? ? ? ? wc a2 a1 a0 factory default x x x x 0 0 0 0 x = don?t care. a0, a1, a2 (default setting = 000) these device select bits determine the 2-wire address of the device. wc (default setting = 0) this bit determines when/if the eeprom is written to after register contents have been changed. if wc = 0, eeprom is written automatically after a write register command. if wc = 1, eeprom is only written when the ?write? command is issued. in applications where the register contents are frequently rewritten, wc should be set to 1; otherwise, it is necessary to wait for an eeprom write cycle to complete (up to 10ms) between writing to the registers. regardless of the value of the wc bit, when the addr register (a0, a1, a2) is written, the current va lue in all registers (dac, offset, div, mux, and addr) are immediately to the eeprom. range register (address 37h) msb lsb os5 os4 os3 os2 os1 x x x x x x x x x x x the first five bits of the range register contain the default offset value. the decimal value of the range register is the value os that is referred to in table 6. the range register is read-only.
ds1085l 10 of 21 command set data and control information is r ead from and written to the ds1085l in the format shown in figure 3. to write to the ds1085l, the master issues the slave address of the ds1085l and the r/ w bit is set to 0. after receiving an acknowledge, the bus master provides a command protocol. after receiving this protocol, the ds1085l issues an acknowledge, and then the master can send data to the ds1085l. if the ds1085l is to be read, the master must send the comma nd protocol as before, and then issue a repeat start condition and then the control byte again, this time with the r/ w bit set to 1 to allow reading of the data from the ds1085l. the command set for the ds1085l is listed as follows: access dac [08h] if r/ w is 0, this command writes to the dac register. after issuing this command, the next data byte values are written into the dac register. if r/ w is 1, the next data bytes read are the values stored in the dac register. this is a 2-byte transfer, the first byte contains the eight msbs, and the second byte contains the two lsbs in the most significant positions of the data byte. the remaining six bits are ignored and can be written with any value (if read, these bits are 0). access offset [0eh] if r/ w is 0, this command writes to the offset register. after issuing this command, the next data byte value is written into the offset register. if r/ w is 1, the next data byte read is the value stored in the offset register. this is a single-byte transfer of which only the five lsbs (last five bits) are used. the remaining three bits can be written with any value to complete the data byte (if read, these bits are 1). access div [01h] if r/ w is 0, this command writes to the div register. after issuing this command, the next data byte values are written into the div register. if r/ w is 1, the next data bytes read are the values stored in the div register. this register has a 10-bit value. the upper eight bits are sent first, followed by a second byte that contains the two lsbs of the register value in the most significant positions of the data byte. the remaining six bits are ignored and can be set to any value (if read, these bits are 0). access mux [02h] if r/ w is 0, this command writes to the mux register. af ter issuing this command, the next data byte values are written into the mux register. if r/ w is 1, the next data bytes read are the values stored in the mux register. this register has a 10-bit value. the upper eight bits are sent first, followed by a second byte that contains the two lsbs of the register value in the most significant positions of the data byte. the remaining six bits are ignored and can be set to any value (if read, these bits are 0). access addr [0dh] if r/ w is 0, this command writes to the addr register. after issuing this command, the next data byte value is written into the addr register. if r/ w is 1, the next data byte read is the value stored in the addr register. this is a single-byte transfer. this regist er has a 5-bit value, the first three bits of a write can be any value followed by the five active bits (if read, the first three bits are 0).
ds1085l 11 of 21 access range [37h] if r/ w is 1, the next data bytes read are the values stor ed in the range register. this register has a 14- bit value. the upper eight bits are sent first, followed by a second byte that contains the five lsbs of the register value in the most significant positions of th e data byte. the upper five msb?s of the first byte contain the os value for the frequency adju st table 6. the register is read-only. write e2 [3fh] if wc = 0, the eeprom is automatically written to at the end of each write command. this is a default condition. in this case the command ?write e2? is not needed. if wc = 1, the eeprom is written when the ?write e2? command is issued. on receipt of the ?write e2? command, the contents of the dac, offset, addr, div and mux registers are written into the eeprom, thus locking in the register settings. exception: the dac, offset, addr, div, and mux re gisters are always automatically written to eeprom after a write to the addr register regardless of the value of the wc bit.
ds1085l 12 of 21 2-wire serial data bus the ds1085l communicates through a 2- wire serial interface. a device th at sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. the device that controls the message is called a ?master.? the devices that are controlled by the master are ?slaves.? a master device that generates the serial clock (scl), controls the bus access, and generates the start and stop conditions must control the bus. the ds1085l operates as a sl ave on the 2?wire bus. connections to the bus are made through the open-drain i/o lines sda and scl. the following bus protocol has been defined (see figure 2): data transfer can be initiated only when the bus is not busy. during data transfer, the data line must remain stable whenever the clock line is high. changes in the data line while the clock line is high are interpreted as control signals. accordingly, the following bus conditions have been defined: bus not busy: both data and clock lines remain high. start data transfer: a change in the state of the data line, from high to low, while the clock is high, defines a start condition. stop data transfer: a change in the state of the data line, from low to high, while the clock line is high, defines the stop condition. data valid: the state of the data line represents valid da ta when, after a start condition, the data line is stable for the duration of the high period of th e clock signal. the data on the line must be changed during the low period of the clock signal. th ere is one clock pulse per bit of data. each data transfer is initiated with a start c ondition and terminated with a stop condition. the number of data bytes transferred between start and stop conditions is not limited, and is determined by the master device. the information is transferre d byte-wise and each receiver acknowledges with a ninth bit. within the bus specifications a regular mode (100khz clock rate) and a fast mode (400khz clock rate) are defined. the ds1085l works in both modes. acknowledge: each receiving device, when addressed, is obliged to generate an acknowledge after the byte has been received. the master device must generate an extra clock pulse that is associated with this acknowledge bit. a device that acknowledges must pull down the sda line during the acknowledge clock pulse in such a way that the sda line is stable low during the high period of the acknowledge-related clock pulse. of course, setup and hold times must be taken into account. when th e ds1085l eeprom is being written to, it is not able to perform additional responses. in this case, the slave ds1085l sends a not acknowledge to any data transfer request made by the master. it resumes normal operation when the eeprom operation is complete.
ds1085l 13 of 21 a master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. in this case, the slave must leave the data line high to enable the master to generate the stop condition. figure 2. data transfer on 2-wire serial bus figures 2, 3, and 4 detail how data transfer is accomplished on the 2-wire bus. depending upon the state of the r/w bit, two types of data transfer are possible: 1) data transfer from a master transmitter to a slave receiver. the first byte transmitted by the master is the slave address. next follows a numbe r of data bytes. the slave returns an acknowledge bit after each received byte. 2) data transfer from a slave tr ansmitter to a master receiver. the first byte (the slave address) is transmitted by the master. the slave then returns an acknowledge bit. next follows a number of data bytes transmitted by the slave to the master. the master returns an acknowledge bit after all received bytes other than the last byte. at the end of the last received byte, a not acknowledge is returned. the master device generates all of the serial clock pulses and the start and stop conditions. a transfer is ended with a stop condition or with a repeated star t condition. since a repeated start condition is also the beginning of the next serial transfer, the bus is not released. the ds1085l can operate in the following two modes: 1) slave receiver mode: serial data and clock are received through sda and scl. after each byte is received, an acknowledge bit is transmitted. start and stop conditions are recognized as the beginning and end of a serial tran sfer. address recognition is perform ed by hardware after reception of the slave address and direction bit. 2) slave transmitter mode: the first byte is received and handled as in the slave receiver mode. however, in this mode, the direction bit indicates that the transfer direction is reversed. serial data is transmitted on sda by the ds1085l while the serial clock is input on scl. start and stop conditions are recognized as the beginning and end of a serial transfer.
ds1085l 14 of 21 slave address a control byte is the first byte received following the start condition from the master device. the control byte consists of a 4-bit c ontrol code; for the ds1085l, this is set as 1011 binary for read and write operations. the next three bits of the control byte are the device select bits (a2, a1, a0). the address bits to which the ds1085l responds are factory set to 000, but can be altered by writing new values to the addr register. after the new addr ess is written, the ds1085l responds only to the new address bit values. the master uses this to select which of eight devices are to be accessed. the set bits are in effect the three least significant bits of the slave address. the last bit of the control byte (r/w) defines the operation to be performed. when set to a 1, a read ope ration is selected; when set to a 0, a write operation is selected. following the start condition, the ds 1085l monitors the sda bus checking the device type identifier being transmitted. u pon receiving the 1011 code and appropr iate device select bits, the slave device outputs an acknowle dge signal on the sda line. figure 3. timing diagram
ds1085l 15 of 21 figure 4. 2-wire serial co mmunication with ds1085l
ds1085l 16 of 21 absolute maximum ratings* voltage on any pin relative to ground -0.5v to +6.0v operating temperature range 0c to +70c storage temperature range -55c to +125c soldering temperature see ipc/jedec j-std-020a * this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. dc electrical characteristics (v cc = 3.3v 10%, t a = 0c to +70c.) parameter symbol condition min typ max units notes supply voltage v cc 3.0 3.3 3.6 v 1 high-level output voltage (out1, out0) v oh i oh = -4ma, vcc = min 2.4 v low-level output voltage (out1, out0) v ol i ol = 4ma 0.4 v high-level input voltage (ctrl1, ctrl0, sda, scl) v ih 0.7 x v cc v cc + 0.3 v low-level input voltage (ctrl1, ctrl0, sda, scl) v il -0.3 0.3 x v cc v high-level input current (ctrl1, ctrl0, sda, scl) i ih v cc = 3.6v 1 a low-level input current (ctrl1, ctrl0, sda, scl) i il v il = 0 -1 a supply current (active) i cc c l = 15pf (both outputs, at default frequency) 15 ma standby current (power-down) i ccq power-down mode 1.5 ma
ds1085l 17 of 21 master oscillator characteristics (v cc = 3.3v 10%, t a = 0c to +70c.) parameter symbol condition min typ max units notes master oscillator range f osc 33 66 mhz 7 default master oscillator frequency f 0 -5 version -12 version -25 version 48.58 52.3 50.9 mhz master oscillator frequency tolerance f 0 f 0 v cc = 3.3v, t a = +25 c default frequency dac step size -0.75 -0.75 +0.75 +0.75 % 2, 17 voltage frequency variation f v f 0 overvoltage range, t a = +25 c default freq. dac step size -1.0 -1.0 +1.0 +1.0 % 3 overtemperature range, vcc = 3.3v default freq. -0.75 +0.75 66mhz -0.75 +0.75 temperature frequency variation f t f 0 33mhz -1.5 +1.5 % 4, 5 dac range -0.3 +0.3 % integral nonlinearity of frequency dac inl entire range -0.4 +0.4 % 6 ac electrical characteristics (v cc = 3.3v 10%, t a = 0c to +70c.) parameter symbol condition min typ max units notes frequency stable after div change 1 period frequency stable after dac or offset change 0.2 1 ms 8 power-up time t por + t stab 0.1 0.5 ms 9 enable of out0/1 after exiting power-down mode t stab 500 s out0/1 high-z after entering power-down mode t stab 1 ms load capacitance c l 15 50 pf 10 output duty cycle (out0, out1) 40 60 %
ds1085l 18 of 21 ac electrical characteristics: 2-wire interface (v cc = 3.3v 10%, t a = 0c to +70c.) parameter symbol condition min typ max units notes fast mode 400 scl clock frequency f scl standard mode 100 khz 14 fast mode 1.3 bus free time between a stop and start condition t buf standard mode 4.7 s fast mode 0.6 hold time (repeated) start condition t hd:sta standard mode 4.0 s 11 fast mode 1.3 low period of scl t low standard mode 4.7 s fast mode 0.6 high period of scl t high standard mode 4.0 s fast mode 0.6 setup time for a repeated start t su:sta standard mode 4.7 s fast mode 0 data hold time t hd:dat standard mode 0 0.9 s 12, 13 fast mode 100 data setup time t su:dat standard mode 250 ns 14 fast mode 300 rise time of both sda and scl signals t r standard mode 20 + 0.1c b 1000 ns 15 fast mode 300 fall time of both sda and scl signals t f standard mode 20 + 0.1c b 1000 ns 15 fast mode 0.6 setup time for stop t su:sto standard mode 4.0 s capacitive load for each bus line c b 400 pf 15 nv write-cycle time t wr 10 ms 16 notes: 1) all voltages are referenced to ground. 2) this is the absolute accuracy of th e output frequency at the default settings. 3) this is the percent frequency change that is observed in output frequency with changes in voltage from nominal voltage at a temperature of t a = +25 c. 4) this is the percentage frequency change from the +25c frequency due to temperature at a nominal voltage of 3.3v. 5) the maximum temperature change varies with the master frequency setting. the minimum occurs at the default master frequency (f default ). the maximums occur at the extremes of the master oscillator frequency range (33mhz or 66mhz) (see figure 5). 6) the integral nonlinearity of the frequency adjust dac is a measure of the deviation from a straight line drawn between the two endpoints of a range.
ds1085l 19 of 21 7) dac and offset register settings must be configured to maintain the clock frequency within this range. correct operation of the device is not guaranteed if these limits are exceeded. 8) frequency settles faster for small charges in value. during a change, the frequency changes smoothly from the original value to the new value. 9) this indicates the time taken between power-up and the outputs becoming active. an on-chip delay is intentionally introduced to allo w the oscillator to stabilize. t stab is equivalent to approximately 8000 clock cycles and hence depends on the programmed clock frequency. 10) output voltage swings can be impaired at high frequencies combined with high-output loading. 11) after this period, the firs t clock pulse is generated. 12) a device must internally provide a hold time of at least 300ns for the sda si gnal (referred to the v ih min of the scl signal) in order to bridge the undefined region of the falling edge of scl. 13) the maximum t hd:dat need only be met if the device does not stretch the low period (t low ) of the scl signal. 14) a fast mode device can be used in a standard mode system, but the requirement t su:dat > 250ns must then be met. this is automatically the case if the device does not stretch the low period of the scl signal. if such a device does stretch the low period of the scl signal, it must output the next data bit to the sda line at least t r max + t su:dat = 1000ns + 250ns = 1250ns before the scl line is released. 15) c b ?total capacitance of one bus line in picofarads; timing referenced to 0.9v cc and 0.1v cc . 16) eeprom write begins after a stop condition occurs. 17) typical frequency shift due to aging is 0.5%. aging stressing includes level 1 moisture reflow preconditioning (24hr +125 c bake, 168hr 85 c/85%rh moisture soak, and 3 solder reflow passes +240 +0/-5 c peak) followed by 1000hr max v cc biased 125 c htol, 1000 temperature cycles at -55 c to +125 c, 96hr 130 c/85%rh/5.5v hast and 168hr 121 c/2 atm steam/unbiased autoclave. figure 5. master frequency temperature variation master frequency temperature variation -2.00 -1.50 -1.00 -0.50 0.00 0.50 1.00 1.50 2.00 33 41.25 49.5 57.75 66 mast er oscillat or frequency (mhz) frequency % change from 25c
ds1085l 20 of 21 typical operating characteristics (v cc = 3.3v 10%, t a = 0c to +70c.) supply current vs. temperature 0 2 4 6 8 10 12 14 16 18 20 0 10203040506070 t emperat ure (c) current (ma) ds1085l-05 ds1085l-12 ds1085l-25 supply current vs. voltage 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0 2.75 3.00 3.25 3.50 voltage (v) current (ma) ds1085l-12 ds1085l-05 supply current vs. divisor 0 2 4 6 8 10 12 14 0 200 400 600 800 1000 divisor (n) current (ma) 2.75v 3.3v 3.6v ds1085l-05 supply current vs. divisor 6 7 8 9 10 11 12 0 200 400 600 800 1000 divisor (n) current (ma) 70c 0c
ds1085l 21 of 21 typical operating characteristics (continued) (v cc = 3.3v 10%, t a = 0c to +70c.) supply current vs. divisor 0 1 2 3 4 5 6 7 8 9 10 0 200 400 600 800 1000 divisor (n) current (ma) ds1085l-25 ds1085l-12 ds1085l-05 supply current vs. dac setting and offset 0 2 4 6 8 10 12 14 0 200 400 600 800 1000 dac setting current (ma) os os+1 os-1 frequency % change vs. supply voltage -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.70 2.95 3.20 3.45 voltage (v) frequency % change from 3.0v ds1085l-12 ds1085l-05 frequency % change vs. temperature -1.0 -0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 1.0 0 10203040506070 temperature (c) frequency % change from 25c
english ? ???? ? ??? ? ??? what's new products solutions design appnotes support buy company members ds1085l part number table notes: see the ds1085l quickview data sheet for further information on this product family or download the ds1085l full data sheet (pdf, 348kb). 1. other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 2. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 3. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming conventions . 4. * some packages have variations, listed on the drawing. "pkgcode/variation" tells which variation the product uses. 5. part number free sample buy direct package: type pins size drawing code/var * temp rohs/lead-free? materials analysis ds1085lz-25b2+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis ds1085lz-12b2+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis ds1085lz-12+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis
DS1085LZ-5b2+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis DS1085LZ-5+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis ds1085lz-25+ soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8+4 * 0c to +70c rohs/lead-free: yes materials analysis ds1085lz-25b2 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis ds1085lz-25 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis ds1085lz-12b2 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis ds1085lz-12 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis DS1085LZ-5b2 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis DS1085LZ-5 soic;8 pin;150 dwg: 56-g2008-001c (pdf) use pkgcode/variation: s8-4 * 0c to +70c rohs/lead-free: no materials analysis didn't find what you need? contact us: send us an email copyright 2007 by maxim integrated products, dallas semiconductor ? legal notices ? privacy policy

▲Up To Search▲

Price & Availability of DS1085LZ-5

	To Download DS1085LZ-5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .